



AMD AM4 B550

01	Cover Sheet	36	Audio ALC1200-VD1	67	MCU - LED Control
02	Block Diagram	37	Audio DePop	68	LED - Power / JPIPE
03	FM4 DDR4 I / F	38	USB Power - UP7501	69	LED - JRGB1/2_JRANBOW1/2
04	AM4 PCIE / SATAE	39	Front USB2.0 Header	70	LED - Mystic Light
05	AM4 Display / Audio	40	Front USB3.0 Header	71	BOM Option
06	AM4 SVI / ACPI / GPIO	41	Front USB3.1 Type C / MUX	72	Manual Parts
07	AM4 LPC / SPI / USB / CLK / STRAP	42	Rear USB3.0 + PS2 + F75504A	73	SMB MAP
08-09	AM4 Power / VDDIO_AUDIO Power / GND	43	Rear USB3.1 / Redriver	74	PG MAP
10	RTC / CMOS	44	Rear USB3.1 Type A / redrive	75	GPIO MAP
11-14	DDR4 - POWER / GND	45	Rear USB3.1 Type C / mux	76	Power Sequence
15	Promontory - PCIE / SATA / SATAE	46	GL850G	77	Power Map
16	Promontory - USB / OC	47-48	HDMI / Display	78	History
17	Promontory - CLK / ACPI / GPIO	49	CPU Power ISL RAA229004 10+2		
18-19	Promontory - Power / GND	50	50 CPU PWR ExDriver IC ISL6617A		
20	PCI_E1 (X16)	51	CPU Power Vocre Phase 1-4		
21	PCI_E4 (X4)	52	CPU Power Vcore Phase 5-10		
22	PCI_E2/E3/E5/E6_X1	53	CPU Power NB Phase 1-2		
23	PCIE GEN3 SWITCH	54	XXXXXXXXXXXXXXXXXXXXX		
24	M2_1 PCIE/SATA(KEY_M)	55	CPU power 1.8_S0 / S5		
25	M2_2 PCIE Only(KEY_M)	56	CPU power VDDP - NB503		
26	M2_WiFi1(KEY_E)	57	VRM PWRGD		
27	SIO NCT6687D-R	58	DDR Power - RT8125H		
28	SIO HW Monitor	59	DDR PWR-MP2329G-VPP25 / VTT		
29	FAN TYPE-N CPUFAN1	60	PM - SY8288/PM_1P05/PM_2P5V		
30	FAN TYPE-M PUMPFAN1	61	PM -TPS22976DPUR_VCC33		
31	FAN TYPE-M SYSFAN1/2	62	OV Control - NCT3933		
32	FAN TYPE-M SYSFAN3/4	63	OV 12VIN - RT9553B		
33	FAN TYPE-M SYSFAN5	64	ACPI - 3VSB / 5VDIMM		
34	LAN - RTL8111H	65	ATX Power - FrpntPanel / EMI		
35	LAN - RT8125B	66	LED - EZDEBUG / AMP		





MICRO-STAR INT'L CO.,LTD


MS-7C91











Size	Document Description	Rev
Custom	AM4 DDR4 I/F	21
Date:	Tuesday, April 21, 2020	Sheet 3 of 78

SATA 0 supported M.2
Not supported PCIE on TYPE 0

	PCIE	SATA
TYPE 0/1	2	2
TYPE 2/3/4	2 or 4	2 or 0

Only supported on TYPE 2/4





Not supported on TYPE 2/4

F12 \times $=$ \neg Type0 Only
E12 \times $=$ \neg DP BLON
G12 \times $=$ \neg DP BLON

For Debug2

Not support Type2

K14 PIN: 有HDMI SPEC的話需Pull-up
ENABLE功能

N12-331A040-F02

ZIF-SOCKET1331


2020.04.06




MICRO-STAR INT'L CO.,LTD

MS-7C91


Size Custom	Document Description AM4 Display / Audio	Rev 21
Date: Tuesday, April 21, 2020		Sheet 5 of 78




Strapping Options





	LPCCLK1	SPI_CLK	LPCCLK0
PULL HIGH	Configured for Internal clock generator (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	PSP should modify SPI page register bits [25:24] to remap physical ROM to upper image (Default)
PULL LOW	Configured for External clock generator ?????	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	PSP should not modify SPI page register bits [25:24]




	AGPIO3	LFRAME	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	SPI ROM (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	LPC ROM	short reset mode



MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size	Document Description	Rev
Custom	AM4 LPC / SPI / USB / CLK / STRAP	21
Date: Tuesday, April 21, 2020		Sheet 7 of 78







GND

AM4
PART 9 OF 9

RTC & Clear CMOS Circuit




Clear CMOS button



MICRO-STAR INT'L CO.,LTD

MS-7C91

Size Custom	Document Description RTC / CMOS	Rev 21
Date: Tuesday, April 21, 2020	Sheet 10 of 78	



av1:D08-0301100-B07






VCC3 1 F4 2 VCC3_SPD
F-SPR-P280T

D08-0301000-P16

DIMM SLOT PN BY SPEC

DDR VREF

(place resistors close to DIMMs)










MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	DDR4 - POWER/GND-1	21
Date: Tuesday, April 21, 2020		Sheet 13 of 78

DDR VREF


(place resistors close to DIMMs)



MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	DDR4 - POWER/GND-2	21
Date:	Tuesday, April 21, 2020	Sheet 14 of 78




SATA Connector


SATA1_2











SATA3_4






SATA5_6











5551_1_07 check list
400 Series: Ceramic capacitors.
VCC25:1uF/0402



MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	Premium - Power	21
Date: Tuesday, April 21, 2020	Sheet 18 of 78	

GND

PROMONTORY





MICRO-STAR INT'L CO.,LTD

MS-7C91



Size Custom	Document Description Premium - GND	Rev 21
Date: Tuesday, April 21, 2020		Sheet 19 of 78

PCI_E1

SCLK_PCIE R341 2.2K/4
SDATA_PCIE R343 2.2K/4



2020.03.25



+12V		- 5.5 A
+VCC3		- 3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA




MS-7C91

Size Custom	Document Description PCI_E2 (X16)	Rev 21
Date: Tuesday, April 21, 2020	Sheet 20 of 78	

PCI EXPRESS x4 SLOT

PCI_E3 X4



PCI Express x4 Slot		
+12V		- 2.1A
+VCC3		- 3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C91


Size Custom	Document Description PCI_E3 (X4)	Rev 21
Date: Tuesday, April 21, 2020	Sheet 21 of 78	

PCI EXPRESS X1 SLOT


20,21,67 SCLK_PCIE
20,21,67 SDATA_PCIE

PCI_E2

support GEN3




2020.03.25




PCI_E4

support GEN3



PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1.125A
+3V3_S5 (no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	PCI_E2/E4_X1	21
Date:	Tuesday, April 21, 2020	Sheet 22 of 78


M.2 1 Connector

VCC3 4.25A
Max: 14W

M2下方零件擺放限高要小於0.9mm的零件

2020.03.25

LANE REVERSE TO SUPPORT SATA SSD



PCIE/SATA Mode



PLN#

2020.03.25

2020.04.16

SMBUS Level Shift IC

20.03.25



MICRO-STAR INT'L CO.,LTD


MS-7C91

Size Custom	Document Description M2_1 PCIE/SATA Mode(KEY_M)	Rev 21
Date: Tuesday, April 21, 2020		Sheet 24 of 78



M.2 2 Connector


M2下方零件擺放限高要小於0.9mm的零件

VCC3 4.25A
Max: 14W




M2 2 use have four-hole footprint
V0A/1.0 BOM : N15-0670330-L06
V2.0 BOM : N15-0671160-F02






MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size Custom	Document Description M2_2 - WIFI+BT	Rev 21
Date: Tuesday, April 21, 2020	Sheet 26 of	78




HW Monitor - Voltage

SIO HM Voltage over 2.048V will not detect




TEMP SENSOR



PM RESET

CPU RESET

SIO_3VA




$$V_{out} = V_{ref} * (1 + (R1/R2))$$
$$= 0.8 * (1 + (10K/3.16K))$$
$$= 3.33V$$



MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size	Document Description	Rev
Custom	SIO - HW Monitor	21
Date:	Tuesday, April 21, 2020	Sheet 28 of 78

CPUFAN1 TYPE N : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

- 1.Mode GPIO BIOS can switch PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE



MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	FAN TYPE-L.CPUFAN1	21
Date:	Tuesday, April 21, 2020	Sheet 29 of 78

PUMPFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	FAN TYPE-K PUMPFANI	21
Date:	Tuesday, April 21, 2020	Sheet 30 of 78

SYSFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE



SYSFAN2

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE



SYSFAN3

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE



SYSFAN4


TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can switch PWM/DC MODE




SYSFAN5 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can switch PWM/DC MODE








SYSFAN6 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can switch PWM/DC MODE



RTL8111H Giga LAN

2.0 BOM




8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

ESD Protect
UL2&UL3 close to connector




MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	RTL8111H Giga LAN	21
Date: Tuesday, April 21, 2020	Sheet 34 of 78	



Realtek Lan1-RTL8125B(2.5G)



ESD Protect
close to connector




LAN Connector









2020.04.07
Removed

Input Current=(0.5*0.95)/5/0.8=0.12A



3.3V Icc Max:100mA
0.95V Icc Max:650mA


ALC1200-VD1 48PIN




MICRO-STAR INT'L CO.,LTD

MS-7C91






Size Custom	Document Description Audio ALC1200-VD1	Rev 21
Date: Tuesday, April 21, 2020		Sheet 36 of 78



D0G-2710510-I05
Close to Front panel
ESD protect
D0G-2710510-I05
AVL:D0G-2950500-S10





De-POP circuit




- LOUT_L 36
- LOUT_R 36
- SROUT_L 36
- SROUT_R 36
- CEN_OUT 36
- BASS 36
- ALINE2_R 36
- ALINE2_L 36
- ALOUT_R 36
- ALOUT_L 36
- ASROUT_R 36
- ASROUT_L 36
- ACEN_OUT 36
- ABASS 36

USB Power



Rear (6.7A)

Front (6.8A)








MICRO-STAR INT'L CO.,LTD

MS-7C91

Size Custom	Document Description USB Power - UP7501	Rev 21
Date: Tuesday, April 21, 2020		Sheet 38 of 78




Front USB2.0 (JUSB2) Form GL850G USB2.0 HUB

5V@1A







Front USB2.0 (JUSB1) Form GL850G USB2.0 HUB

5V@1A




Front USB3 180°
BOX Header(JUSB3)
5V@1.8A



GEN1
1.8A


PS2+USB (USB2.0)



USB Flash BIOS


F75504A colay F75504

F75504A/F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.




HOTKEY POWER

2020.03.25




USB Flash BIOS

1A




2020.04.14

LED close to USB port








MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size	Document Description	Rev	
Custom	Rear USB2.0+PS2+F75504A	21	
Date: Tuesday, April 21, 2020		Sheet	42 of 78

CPU USB_OC




Rear USB3.1 GEN1 5V@1.8A



MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size	Document Description	Rev	
Custom	Rear USB3.1	21	
Date: Tuesday, April 21, 2020	Sheet	43	of 78


TYPE-A PI3EQX1004 Redriver




EQ	dB		EQ	FG
0	10.9	0 to GND		
R	6.7	68K to GND		
F	8.9	NC		
1	13.1	0 to VDD		

USB3_TX4	A	R	F
USB3_RX4	B	R	L
USB3_TX3	C	R	F
USB3_RX3	D	R	L

FG	dB	
0	-3	0 to GND
R	-1.5	68K to GND
F	0	NC
1	2	0 to VDD






GEN2 0.9A





0A BOM

USB 3.1-Type-C



USB Type-C MUX with Configuration Channel (CC)




VBUS EN




Current Mode



5V_FUSB



For HDMI 1.4



The schematic diagram illustrates the HDMI DDC interface. It features a DDC chip (DHI17N0702D) with pins G1, DI1, G2, S1, S2, and DI2. The DP0_AUXP and DP0_AUXN pins are connected to the S1 and S2 pins of the DDC chip through 4.7K resistors (RH1 and RH3). The DDC chip is connected to the HDMI_PWR_5V supply through a 2.2K/4 resistor (RH8) and to ground through a 0.1uF/16X capacitor (CH6). The DDC chip is also connected to the HDMI_DDC_CLK and HDMI_DDC_DATA lines. The DDC chip is labeled DHI17N0702D.

IB = $(VCC5 - Vbe) / 10k$
 $(5 - 0.95) / 10k = 0.405mA$

IC = $(VCC3 - Vce) / 4.7k$
 $(3.3 - 0.2) / 4.7k = 0.659mA$

IB = $(VCC5 - Vbe) / 10k$
 $(5 - 0.95) / 10k = 0.405mA$

IC = $(VCC5 - Vce) / 10k$
 $(5 - 0.2) / 10k = 0.48mA$

如果用DIODE SA測試電壓會不過

DP HDMI1B

Pin	Signal	Notes
21	HDMI_DATA2_DP	
22	TMSD DATA2+ TMSD DATA2 Shield	
23	HDMI_DATA2_DN	
24	HDMI_DATA1_DP	
25	TMSD DATA1+ TMSD DATA1 Shield	
26	HDMI_DATA1_DN	
27	HDMI_DATA0_DP	
28	TMSD DATA0+ TMSD DATA0 Shield	
29	HDMI_DATA0_DN	
30	HDMI_DATA_CLK_DP	
31	TMSD CLOCK+ TMSD CLOCK Shield	
32	HDMI_DATA_CLK_DN	
33	TMSD CLOCK-	
34	CEC	
35	SCL	
36	SDA	
37	DDC/CEC GROUND	
38	+5V POWER	MEC1
39	HDMI_HOT_DET	X3 SHELL4, X4 SHELL4


CH3 0.1uF6X
CH2 10uF6.3X6

DP HDPDHPD0172201A1A-L
N58-39M0111-F82

Figure 10 shows the pin connections for the D0G-28B030C-U33 component. The component is connected to two pin headers, UH2 and UH3. The connections are as follows:


- UH2:**
 - Pin 1: HDMI_DATA0_DN
 - Pin 2: HDMI_DATA0_DP
 - Pin 4: HDMI_DATA2_DN
 - Pin 5: HDMI_DATA2_DP
- UH3:**
 - Pin 1: HDMI_DATA1_DP
 - Pin 2: HDMI_DATA1_DN
 - Pin 4: HDMI_DATA_CLK_DP
 - Pin 5: HDMI_DATA_CLK_DN

The component is labeled D0G-28B030C-U33.





Note:VID Override Circuit



SVC	SVD	BOOT VOLTAGE
0	0	Pre_PWROK
0	1	Meta VID
1	0	1.1
1	1	1.0
		0.9
		0.8




SMBUS address:0X60 (7 bit)
0XC0 (8 bit)




2020.04.09





2020.03.25



Condition as TSEN point




2020.03.25



VCORE: ICCMax 140A
LL: 1.3mohm
OCP: 400A(10 x 40A)






SOC: ICCMax 75A
LL: 2.1ohm
OCP: 100A










close to MOS

CPU_CORE Driver IC


VCORE Double 10-PHASE










Dr.MOS 3.3V Level




49 NB_TSEN << NB_TSEN




MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	CPU Power NB Phase 1-2	21
Date: Tuesday, April 21, 2020	Sheet 53 of 78	




 MSI <small>Micro-Star International</small> <i>Link to the Future</i>			MICRO-START INTL CO.,LTD.		
Title CPU Power NB Switch / NCT3933 OV					
Size	Document Number				Rev
Custom	MS-7C51				21
Date:	Tuesday, April 21, 2020		Sheet	54	of 78

CPU 1.8V_S5@0.5A
CPU_VDDP_S5@1A
AUDIO1.8V@0.25A

$$I_{\max} = 3.75A(S_5 + S_0)$$


CPU 1.8V_S0@2A




Size Custom	Document Description CPU Power 1.8_S0 / S5	Rev 21
Date: Tuesday, April 21, 2020	Sheet 55 of 78	

CPU_VDDP_S0

0.9V@S0:8.5A

Input Current = $(13A \cdot 0.9V) / 12V / 0.8 = 1.22A$
 Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{((V_o/V_i) \cdot (1 - (V_o/V_i)))}$
 $= 13 \cdot \sqrt{((0.9/12) \cdot (1 - (0.9/12)))} = 3.42A$
 Choke I_{rms} = 5A




TYPE0 CPU SEL
0:RV/RR/CR
1:BR/SR/PR/MTS/VR

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	0
NA		0	0
SR	2	CPU VDDP1 NOT SUPPORT TYPE2	
RV/ZP	3	1	0
MTS	4	CPU VDDP1 NOT SUPPORT TYPE4	
RR	5	1	0
VM	6	CPU VDDP1 NOT SUPPORT TYPE6	
CR	7	1	0

CPU_VDDP_S5


0.9V
S5:1A




MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size	Document Description		Rev
Custom	CPU Power VDDP - NB503		21
Date: Tuesday, April 21, 2020		Sheet 56 of 78	

ALL POWER GOOD MUX


S0 PG



VRM_Enable circuit



S5 PG



DDR4_1.2V@28.7A

18A FOR CPU

9.5A FOR 4DIMM

1.2A FOR DDR VTT

$$\begin{aligned} \text{Rocset} &= 1.5 * \text{Imax} * \text{Rdson}(\text{Low side}) / \text{Iocset} \\ &= 1.5 * 28.7\text{A} * 2\text{mohm} / 10\text{uA} \\ &= 8.61\text{K} \end{aligned}$$

OCP = 43.05A; Choke Isat=43A

$$\begin{aligned} \text{Rocset} &= 1.5 * \text{Imax} * \text{Rdson}(\text{low}) / \text{Iocset} \\ \text{R639} &= 1.5 * 28.7 * 2\text{mohm} / 10\text{uA} \\ \text{R639} &= 8.61\text{K} \end{aligned}$$

Rdson(Low Side) 5V
D03-4C02403-005: 3.3 ~ 4mohm

$$\begin{aligned} 10\text{mV} * (1.96\text{K} / 2.96\text{K}) &= 6.62\text{mV} \\ \text{REFIN}(\text{R625}) &= 6.62\text{mV} / 10\text{uA} = 662\text{R} \end{aligned}$$

DDR VR EN
FROM SIO_VDDQ_EN: R230/R220 stuff
FROM VPP_VR_PG: R230/R220 un stuff

Default: FCCM
L: FCCM
H: DEM

Default: FCCM
4.5V: FCCM
2.37V: DEM

$$\begin{aligned} \text{Rocset} &= 1.5 * \text{Imax} * \text{Rdson}(\text{Low side}) / \text{Iocset} \\ &= 1.5 * 28.7\text{A} * 2\text{mohm} / 10\text{uA} \\ &= 8.61\text{K} \end{aligned}$$

$$\text{Input Current} = (28.7 * 1.2) / 5 / 0.8 = 8.61\text{A}$$

L04-68B7350-T15

CH0-0.68u15A5mS

C71-56106R1-N07

2020.03.31
L04-47B71F0-T15

CH0-0.47u35A0.88m

C71-56106R1-N07

C71-56106R1-N07






MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	DDR Power - 8125H	21
Date: Tuesday, April 21, 2020		Sheet 58 of 78

2.5V@2.24A



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




MS-7C91

Size Custom	Document Description DDR VPP25 / VTT	Rev 21
Date: Tuesday, April 21, 2020		Sheet 59 of 78


FOR Promontory 1.05V_S0

1.05V
S0:5.5A




FOR PROM PM_1P05_S5

1.05V@0.05A



PROM VCC33



VCC33@0.2A





Over Voltage Control IC

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



6.27.49 SIO_SMB_MSCLE SIO_SMB_MSCLE
6.27.49 SIO_SMB_MSDA SIO_SMB_MSDA



6.11.24 SCLK0 SCLK0
6.11.24 SDATA0 SDATA0




MICRO-STAR INT'L CO.,LTD



MS-7C91

Size	Document Description	Rev
Custom	OV Control - NCT3933	21
Date:	Tuesday, April 21, 2020	Sheet 62 of 78

RT9553B CURRENT SENSE



$$\Delta I_{sense} = 226\text{mV} / 100 * 0.63\text{m} = 3.58\text{A}$$



Vcore	SOC
$D = V_{out}/V_{in}$ $V_{in} = 12$ > input voltage $V_{out} = 2$ > output Vcore $D = 0.166667$	$D = V_{out}/V_{in}$ $V_{in} = 12$ > input voltage $V_{out} = 1.55$ > output Vcore $D = 0.129167$
$I_o = I_{core(max)} * 0.8$ $I_{core(max)} = 200$ > Vcore current $I_{avg} = 160$ A	$I_o = I_{core(max)} * 0.8$ $I_{core(max)} = 75$ > Vcore current $I_{avg} = 60$ A
$I_{ripple} = \{ I_o \cdot \sqrt{D \cdot \sqrt{1-D}} \} / \text{Phase}$ $\text{Phase} = 10$ phase $I_{ripple} = 5.962848$ A	$I_{ripple} = \{ I_o \cdot \sqrt{D \cdot \sqrt{1-D}} \} / \text{Phase}$ $\text{Phase} = 2$ phase $I_{ripple} = 10.06153$ A
How many pcs. Of Cap. $I_{ripple}(cap) = 4700$ m A $COE_{TEMP} = 1$ $\text{Input Cap.} = 2$ pcs.	How many pcs. Of Cap. $I_{ripple}(cap) = 4700$ m A $COE_{TEMP} = 1$ $\text{Input Cap.} = 3$ pcs.




MICRO-STAR INT'L CO.,LTD

MS-7C91


Size Custom	Document Description OCP 12VIN - RT9533B	Rev 21
Date: Tuesday, April 21, 2020	Sheet 63 of 78	

5VDIMM FOR DDR




3VSB cost down
3.3V@4.305A


CPU:VDD_33_S5=0.25A
CHIP:VDD_33_S5=0.07A
PCIE=(375mA*5)=1.875A
M.2WIFI= 0.78A
RT8111H LAN=0.18A
PM_1P05_S5 :0.05A
PM_2P5V :0.9A(Modern Standby)
PCH VCC33 :0.2A(Modern Standby)




5VDUAL For 3VSB/CPU1.8V/VDDP



FRONT PANNEL




Voltage Mearsure Point



MS-7C91

Size Custom	Document Description ATX power - FrontPanel / EMI	Rev 21
Date: Tuesday, April 21, 2020		Sheet 65 of 78

EZ Debug LED



LED GPIO	GPIO44	EGPI096	GPIO45	GPIO47	default Input
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW	
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain	


LED亮燈時同時將CPU LED關掉

LED_SW1 FORM SIO

D0C-040P100-H91/D0C-040S500-E07

LED_SW1 for ALL LED OFF

B-C: LED ON(default)
B-A: LED OFF





48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4 09VREF stuff for VREF.

ADDRESS:0X52







2020.03.26
R806/R807



Clear MCU Circuit



Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~13	PWM2




MICRO-STAR INT'L CO.,LTD


MS-7C91

Size Custom	Document Description MCU - LED Control	Rev 21
Date: Tuesday, April 21, 2020		Sheet 67 of 78


EXTERNAL POWER INPUT




External Power







JT1 for FW update



JF1 for Factory test



JRGB1JRGB2JRAINBOW1JRAINBOW2







MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	LED - JRGB1/2_JRANBOW1/2	21




Date: Tuesday, April 21, 2020	Sheet 69 of 78
-------------------------------	----------------

BOARD SIDE LED *6



2.0 BOM

0A BOM




5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1






MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size Custom	Document Description BOM Option	Rev 21
Date: Tuesday, April 21, 2020		
Sheet 71 of 78		

CPU Socket




E95-000022-A91

Simulation



Optics Orientation Holes



2020.04.15

MANUAL PART

AMI_LAB1
G51-M1SPXXA-A09
G51-M1SPXXA-A09

CFOS1
Y02-MU00170-CFO
Y02-MU00170-CFO

HDMI_LA1
Label
HDMI1
HDMI LABEL
Y01-RHDMI03-000

MKT_LA1
Label
MKT_LABEL1
X_MKT LABEL
G51-M1SPP78-Q13



AVL1
D06-0100161-F52
D06-0100101-K26

PCB


PCB




PD0-07C9121-E48
PD0-07C9121-G37

MOS HEATSINK


N MOS





W MOS



PCH HEATSINK




M2 COVER




Moat CAP

Reserve for bypass 12VIN noise use




Reserve for bypass VCC5/VCC3/3VSB noise use




2020.04.14

IO BRACKET



DDR COVER



20190201 Remove DDR_COVER1

	MICRO-STAR INT'L CO.,LTD		
	MS-7C91		
	Size Custom	Document Description Manual Parts	Rev 21
	Date: Tuesday, April 21, 2020	Sheet 72 of 78	1